

WWW.INDIAFIX.IN

Compal Confidential

Intel MB Schematic Document

2019 OMEN 17.3" Santorini

FPC72 LA-H492PR01

Date : 2018/09/28

Version: v0.1


15.6": FPC54 LA-H481PR(N17)
LA-H482P(N18)
17" : FPC72 LA-H491P(N17)
FPC72 LA-H492P(N18)

(Modified&Ref from: 01."DPF50_LA-F842PR1A_201800411(PPAV)")
02.GPU:"DPF50_LA-F863PR01_180723(PPAV)"
03.GPU reference:"EH78F_LA-G161PR01_0810")

15" to 17" different:
01. Add SSD#2
02. Combo HP Jack to separated MIC jack
03. J1MM2 to STD. revision.
04. Screw Location
05. BATT from SMT to DIP
06. ACIN CONN
07. GPU Core from 6phase to 4phase

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/09/07	Deciphered Date	2020/09/07	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Custom	v0.1
				Date	Friday, September 28, 2018
				Sheet	1 of 100

N18E-G3: TGP:150 W / TDP:120 W / Memory TDP:17 W
N18E-G3 MAX-Q: TGP:150 W / TDP:120 W / Memory TDP:17 W
N18E-G3 MAX-Q: TGP:150 W / TDP:120 W / Memory TDP:17 W
N18E-G3 MAX-Q: TGP:150 W / TDP:120 W / Memory TDP:17 W
N18E-G3 MAX-Q: TGP:150 W / TDP:120 W / Memory TDP:17 W
N18E-G3 MAX-Q: TGP:150 W / TDP:120 W / Memory TDP:17 W



Board ID Table for AD channel

Vcc	3.3V +/- 1%				
Ra	100K +/- 1%				
Board ID /PCB Revision	Rb	V _{AD_BTD_min}	V _{AD_BTD_TYP}	V _{AD_BTD_Max}	EC AD3
0 --> 0.1	33K +/- 1%	0.807 V	0.819 V	0.831 V	0x3B - 0x45
1 --> 0.2	43K +/- 1%	0.978 V	0.992 V	1.006 V	0x46 - 0x54
2 --> 0.3	56K +/- 1%	1.169 V	1.185 V	1.200 V	0x55 - 0x64
3 --> 0.4	75K +/- 1%	1.398 V	1.414 V	1.430 V	0x65 - 0x76
4 --> 0.5					
5 --> 0.6					
6 --> 0.7					
7 --> 0.8					
8 --> 0.9					
9 --> 1.0					
10 --> 1.1					
11 --> 1.2					
12 --> 1.3					
13 --> 1.4					
14 --> 1.5					
15 --> 1.6					
16 --> 1.7					
17 --> 1.8					
18 --> 1.9					
19 --> 2.0					

BOM Structure Table (1/2)

Function	Stuff	Un-Stuff
CFL-H SKU	CFL_H@	
DGPU SKU	DIS@	
VRAM STRAP/3G	3G@	
VRAM STRAP/6G	6G@	
UMA	UMA@	
DIS	DIS@	
eSPI I/F	ESPI@	LPC@
TPM 9665	9665@	@9665@
TPM 9670	9670@	@9670@
CNVI	CNVI@	@CNVI@
EMI Components	EMI@ VGAEMI@	@EMI@
ESD Components	ESD@	@ESD@
RF Components	RF@	@RF@
XDP	XDP@	
ME Connector	CONN@	
STANDOFF	STD@	
For Signal Test	MP@	
VGA POWER SKU	VGA@	

HSIO Port Table(PCH)

HSIO Port	Capable	USB3.0	PCIE	SATA	Device	PCIE CLK&CLKREQ	NOTE
0	USB3.1_1 Gen1/Gen2	1			USB3.1 Port 1		
1	USB3.1_2 Gen1/Gen2	2			USB3.1 Port 2		
2	USB3.1_3 Gen1/Gen2	3			USB3.1 Port 3		
3	USB3.1_4 Gen1/Gen2	4			USB Type-C Port		TBT
4	USB3.1_5 Gen1	5					
5	USB3.1_6 Gen1	6					
6	USB3.1_7 Gen1	7					
7	USB3.1_8 Gen1	8					
8	HM370 disable						
9	HM370 disable						
10	/ GbE						
11	HM370 disable						
12	HM370 disable						
13	HM370 disable						
14	PCIE_9 / GbE		9				
15	PCIE_10		10				
16	PCIE_11 / SATA_0A		11	0	SSD-1	CLK2 & CLKREQ#2	
17	PCIE_12 / GbE / SATA_1A		12	1			
18	PCIE_13 / GbE / SATA_0B		13	0	HDD		
19	PCIE_14 / SATA_1B		14	1	Ethernet	CLK5 & CLKREQ#5	
20	PCIE_15		15		Card Reader	CLK3 & CLKREQ#3	
21	PCIE_16		16		WLAN	CLK1 & CLKREQ#1	
22	PCIE_17 / SATA_4		17	4			
23	PCIE_18 / SATA_5		18	5	Thunderbolt	CLK0 & CLKREQ#0	
24	PCIE_19		19				
25	PCIE_20		20				
26	PCIE_21		21				
27	PCIE_22		22				
28	PCIE_23		23				
29	PCIE_24		24		SSD-2 or Optane	CLK6 & CLKREQ#6	

Load BOM Option Table

BOM Number	Load BOM Option
431AAN32L01	3G@/XDP@/N17E_G1@/MP@/LPC@/DIS@/CNVI@/QNCT@/PCH@/DAX@/EMI@/ESD@/S3G@/H3G@
431AAN32L02	3G@/XDP@/N17E_G1@/MP@/LPC@/DIS@/CNVI@/QNVH@/PCH@/DAX@/EMI@/ESD@/S3G@/H3G@

HSIO Port Table(CPU)

HSIO Port	Device	PCIE CLK&CLKREQ	HPD
PEG	DGPU (DIS)	CLK4 & CLKREQ#4	
DDI1	---		
DDI2	---		
DDI3	---		
eDP	---		PCH_EDP_HPD_R

Power State

STATE	SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
S0 (Full ON)		HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM)		LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	ON	OFF	OFF	OFF

USB2.0 Port Table

USB2	Function
1	USB3.1 Port 1
2	USB3.1 Port 2
3	USB3.1 Port 3
4	USB3.1 Type-C Port
5	
6	Camera/IR Camera
7	
8	
9	
10	
11	
12	
13	
14	WLAN+BT Module

GPU IFPx Table

Port	Function
A	mDP
B	--
C	HDMI 2.0
D	eDP
E	DP source to TBT
F	--

PCH SMBUS Address Table

PCH_SMBUS Net Name	Power Rail	Device	Address (7 bit)	Address (8bit)	
				Write	Read
PCH_SMBCLK PCH_SMBDATA	+3V_PCH_PRIM	JDIMM1	0X50	0XA0	0XA1
		JDIMM2	0X52	0XA4	0XA5
		TOUCH PAD			
PCH_SML0CLK PCH_SML0DATA	+3V_PCH_PRIM	NA			
PCH_SML1CLK PCH_SML1DATA	+3V_PCH_PRIM	EC	TBC	TBC	TBC
		GPU	0x4F	0X9E	0X9F

EC SMBUS Address Table

EC_SMBUS Port	Power Rail	Device	Address (7 bit)	Address (8bit)	
				Write	Read
SMBUS Port1	+3V_SMBUS	BAT	0x16	TBC	TBC
		CHGR	0x09	0x12	0x13
		G-Sensor	0x29	0x52	0x53
SMBUS Port2	+3VL	PCH	TBC		
		GPU	0x4F	0X9E	0X9F
		THERMAL	0x48	0X90	0x91
		PD (Default)	0x38	0X70	0x71
		Type-C MUX	0x10	0X20	0x21
			0x11	0X22	0x23



I2C Address Table

I2C Port	Power Rail	Device	Address (7 bit)	Address (8bit)	
				Write	Read
I2C_0_SCL I2C_0_SDA	+3V_PCH_PRIM				
I2C_1_SCL I2C_1_SDA	+3VS				

Voltage Rails


Power Plane	Description	S0	S0ix	S3	S4/S5	DS3
VIN	Adapter power supply	N/A	N/A	N/A	N/A	N/A
BATT+	Battery power supply	N/A	N/A	N/A	N/A	N/A
+19VB	AC or battery power rail for power circuit	N/A	N/A	N/A	N/A	N/A
+VCC_CORE	Core voltage for CPU	ON	OFF	OFF	OFF	OFF
+VCC_SA	System Agent voltage Supply	ON	OFF	OFF	OFF	OFF
+VCC_GT/+VCC_GTX	Sliced graphics power rail	ON	OFF	OFF	OFF	OFF
+0.6VS_VTT	DDR +0.6VS power rail for DDR terminator	ON	OFF	OFF	OFF	OFF
+VCC_EOPIO/+VCC_EDRAM	Processor EOPIO/EDRAM supply	ON	OFF	OFF	OFF	OFF
+1.05VALW	System +1.0V power rail	ON	ON	ON	ON*	OFF
+0.95VS_VCCIO	+1.0VS IO power rail	ON	ON	OFF	OFF	OFF
+1.05V_VCCMPHY	+1.0V power for PCH MODPHY rails	ON/OFF	ON/OFF	ON/OFF	ON/OFF	OFF
+0.95VS_DGPU	+0.95VS power rail for GPU	ON	OFF	OFF	OFF	OFF
+1.2V_VDDQ	DDR4 +1.2V power rail	ON	ON	ON	OFF	ON
+1.5VS_MEM_GFX	+1.5VS power rail for GPU/VRAM	ON	OFF	OFF	OFF	OFF
+1.8VALW	System +1.8V power rail	ON	ON	ON	ON*	OFF
+1.8VS	System +1.8VS power rail	ON	ON	OFF	OFF	OFF
+1.8VGS	+1.8VS power rail for GPU	ON	OFF	OFF	OFF	OFF
+2.5V	DDR4 +2.5Vpp power rail	ON	ON	ON	OFF	ON
+3VALW	System +3VALW always on power rail	ON	ON	ON	ON*	ON
+3VALW	+3VALW power for PCH suspend rails	ON	ON	ON	ON*	ON
+3VALW_DSW	+3VALW power for PCH DSW rails	ON	ON	ON	ON*	ON
+3VLP	+19VB to +3VLP power rail for suspend power	ON	ON	ON	ON	ON
+3VS	System +3VS power rail	ON	ON	OFF	OFF	OFF
+3VGS	+3VS power rail for GPU	ON	OFF	OFF	OFF	OFF
+5VALW	System +5VALW power rail	ON	ON	ON	ON*	ON
+5VS	System +5VS power rail	ON	ON	OFF	OFF	OFF
+3VL_RTC	RTC power	ON	ON	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF



OMEN: TR DDI input from GPU for DP v1.4


OMEN eDP Output from GPU



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	CFL-H(1/8)DDI/eDP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number FPC54 LA-H482P
				Date	Friday, September 28, 2018
				Sheet	6 of 100
				Rev	v0.1

CHANNEL-A


Interleaved Memory



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	CFL-H(2/8)DIMMA
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	FPC54 LA-H482P
				Date	Friday, September 28, 2018
				Sheet	7 of 100
				Rev	v0.1

CHANNEL-B

Interleaved Memory



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	CFL-H(3/8)DIMMB
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	FPC54 LA-H482P
				Date	Friday, September 28, 2018
				Sheet	8 of 100
				Rev	v0.1


To DGPU
PEG Lane Reversed

To DGPU
PEG Lane Reversed






from PCH DMI[0:3]: RX

to PCH DMI[0:3]: TX

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	CFL-H(4/8)PEG
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number FPC54 LA-H482P
				Date	Friday, September 28, 2018
				Sheet	9 of 100







GT
55000mA (Hexa Core GT2)




1. Vcc_SENSE/ Vss_SENSE Trace Length Match < 25 mils
2. Maintain 25-mil separation distance away from any other dynamic signals.
3. RC10, RC11 should be placed within 2 inches (50.8 mm) of CPU

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	CFL-H(6/8)VCC CORE/GT	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	FPC54 LA-H482P	v0.1
				Date:	Friday, September 28, 2018	Sheet 11 of 100



Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	CFL-H(7/8)VCCSA/VCCIO/VDDQ		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number		
				Custom	FPC54 LA-H482P	Rev	v0.1
				Date:	Friday, September 28, 2018	Sheet	12 of 100



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2017/07/24		Deciphered Date	
2017/07/24		2018/08/24		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		CFL-H(8/8)GND/RSVD		Size	
				Document Number	
				FPC54 LA-H482P	
				Date	
				Friday, September 28, 2018	
				Sheet	
				13 of 100	
				Rev	
				v0.1	

from/to CPU DMI[0:3]:RX/TX

Flex I/O Lane		HM370			
0	USB3.1 Gen1/Gen2	22	PCIe*, SATA 4		
1	USB3.1 Gen1/Gen2	23	PCIe*, SATA 5		
2	USB3.1 Gen1/Gen2	24	PCIe*		
3	USB3.1 Gen1/Gen2	25	PCIe*		
4	USB3.1 Gen1	26	PCIe*		
5	USB3.1 Gen1	27	PCIe*		
6	USB3.1 Gen1	28	PCIe*		
7	USB3.1 Gen1	29	PCIe*		
8	N/A				
9	N/A				
10	GBE				
11	N/A				
12	N/A				
13	N/A				
14	PCIe*, GbE				
15	PCIe*				
16	PCIe*, SATA 0A				
17	PCIe*, GbE, SATA 1A				
18	PCIe*, GbE, SATA 0B				
19	PCIe*, SATA 1B				
20	PCIe*				
21	PCIe*				

PCIe Port 5

PIR3.3

571182-CN-L-PCH-H-EDS-Rev2p2 P.198

Figure 26-1. Supported PCI Express* Link Configurations





PCH-H Details		PCIe* Controller #1				PCIe* Controller #2				PCIe* Controller #3 Cycle Router #1				PCIe* Controller #4				PCIe* Controller #5 Cycle Router #3				PCIe* Controller #6 Cycle Router #2			
Flex I/O Lane #		6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29
PCIe* Lane #		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24
HM370	1x4																								
	1x4 LR																								
	2x2																								
	1x2+2x1																								
	2x1+1x2																								
HM375	4x1																								
	1x4																								
	1x4 LR																								
	2x2																								
	1x2+2x1																								
QM370	2x1+1x2																								
	4x1																								
	1x4																								
	1x4 LR																								
	2x2																								
QM375	1x2+2x1																								
	2x1+1x2																								
	4x1																								
	1x4																								
	1x4 LR																								
CM246	2x2																								
	1x2+2x1																								
CM248	2x1+1x2																								
	4x1																								
	1x4																								
	1x4 LR																								

The 30 HSIO lanes on PCH-H supports the following configurations:


- Up to 24 PCIe* Lanes
 - A maximum of 16 PCIe* Ports (or devices) can be enabled
 - When a GbE Port is enabled, the maximum number of PCIe* Ports (or devices) that can be enabled reduces based off the following:
 - max PCIe* Ports (or devices) = 16 - GbE (0 or 1)
 - PCIe* Lanes 1-4 (PCIe* Controller #1), 5-8 (PCIe* Controller #2), 9-12 (PCIe* Controller #3), 13-16 (PCIe* Controller #4), 17-20 (PCIe* Controller #5), and 21-24 (PCIe* Controller #6) can be individually configured
- Up to 6 SATA Lanes
 - A maximum of 6 SATA Ports (or devices) can be enabled
 - SATA Lane 0 has the flexibility to be mapped to Flex I/O Lane 16 or 18
 - SATA Lane 1 has the flexibility to be mapped to Flex I/O Lane 17 or 19
- Up to 10 USB 3.1 Ports (or devices) can be enabled
- Up to 4 GbE Lanes
 - A maximum of 1 GbE Port (or device) can be enabled
 - Supports up to 3 Remapped (Intel Rapid Storage Technology) PCIe* storage devices
 - x2 and x4 PCIe* NVMe SSD
 - See the "PCI Express* (PCIe*)" chapter for the PCH PCIe* Controllers, configurations, and lanes that can be used for Intel Rapid Storage Technology PCIe* storage support
- For unused SATA/PCIe* Combo Lanes, Flex I/O Lanes that can be configured as PCIe* or SATA, the lanes must be statically assigned to SATA or PCIe* via the SATA/PCIe* Combo Port Soft Straps discussed in the SPI Programming Guide and through the Intel Flash Image Tool (FIT) tool.

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	PCH(1/8)DMI/PCIe/USB2
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	FPC54 LA-H482P
				Date	Friday, September 28, 2018
				Sheet	14 of 100
				Rev	v0.1


PCH-H XTAL_IN/OUT POR is 24MHz for 571697_CN1_MQW_WW16_2017.pdf






This signal has a weak internal pull-down.
0 = 38.4/19.2MHz XTAL frequency selected.
1 = 24MHz XTAL frequency selected. (DDX03)
Notes:
1. The internal pull-down is disabled after RSMRST# de-asserts.
2. This signal is in the primary well.



The signal has a weak internal pull-down
0 = VCCPSPI is connected to 3.3V rail
1 = VCCPSPI is connected to 1.8V rail
Note: If VCCPSPI is connected to 1.8V rail, this pin strap must be a '1' for the proper functionality of the SPI (Flash) I/Os



An external pull-up or pull-down is required.
0 = Integrated CNV1 enable.
1 = Integrated CNV1 disable.
Pulled down by CRF CNV1_RGI_DT pin



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	PCH(2/8)CLK/CNV1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	FPC54 LA-H482P
				Date	Friday, September 28, 2018
				Sheet	15 of 100
				Rev	v0.1

[illegible]











	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127	128	129	130	131	132	133	134	135	136	137	138	139	140	141	142	143	144	145	146	147	148	149	150	151	152	153	154	155	156	157	158	159	160	161	162	163	164	165	166	167	168	169	170	171	172	173	174	175	176	177	178	179	180	181	182	183	184	185	186	187	188	189	190	191	192	193	194	195	196	197	198	199	200	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230	231	232	233	234	235	236	237	238	239	240	241	242	243	244	245	246	247	248	249	250	251	252	253	254	255	256	257	258	259	260	261	262	263	264	265	266	267	268	269	270	271	272	273	274	275	276	277	278	279	280	281	282	283	284	285	286	287	288	289	290	291	292	293	294	295	296	297	298	299	300	301	302	303	304	305	306	307	308	309	310	311	312	313	314	315	316	317	318	319	320	321	322	323	324	325	326	327	328	329	330	331	332	333	334	335	336	337	338	339	340	341	342	343	344	345	346	347	348	349	350	351	352	353	354	355	356	357	358	359	360	361	362	363	364	365	366	367	368	369	370	371	372	373	374	375	376	377	378	379	380	381	382	383	384	385	386	387	388	389	390	391	392	393	394	395	396	397	398	399	400	401	402	403	404	405	406	407	408	409	410	411	412	413	414	415	416	417	418	419	420	421	422	423	424	425	426	427	428	429	430	431	432	433	434	435	436	437	438	439	440	441	442	443	444	445	446	447	448	449	450	451	452	453	454	455	456	457	458	459	460	461	462	463	464	465	466	467	468	469	470	471	472	473	474	475	476	477	478	479	480	481	482	483	484	485	486	487	488	489	490	491	492	493	494	495	496	497	498	499	500	501	502	503	504	505	506	507	508	509	510	511	512	513	514	515	516	517	518	519	520	521	522	523	524	525	526	527	528	529	530	531	532	533	534	535	536	537	538	539	540	541	542	543	544	545	546	547	548	549	550	551	552	553	554	555	556	557	558	559	560	561	562	563	564	565	566	567	568	569	570	571	572	573	574	575	576	577	578	579	580	581	582	583	584	585	586	587	588	589	590	591	592	593	594	595	596	597	598	599	600	601	602	603	604	605	606	607	608	609	610	611	612	613	614	615	616	617	618	619	620	621	622	623	624	625	626	627	628	629	630	631	632	633	634	635	636	637	638	639	640	641	642	643	644	645	646	647	648	649	650	651	652	653	654	655	656	657	658	659	660	661	662	663	664	665	666	667	668	669	670	671	672	673	674	675	676	677	678	679	680	681	682	683	684	685	686	687	688	689	690	691	692	693	694	695	696	697	698	699	700	701	702	703	704	705	706	707	708	709	710	711	712	713	714	715	716	717	718	719	720	721	722	723	724	725	726	727	728	729	730	731	732	733	734	735	736	737	738	739	740	741	742	743	744	745	746	747	748	749	750	751	752	753	754	755	756	757	758	759	760	761	762	763	764	765	766	767	768	769	770	771	772	773	774	775	776	777	778	779	780	781	782	783	784	785	786	787	788	789	790	791	792	793	794	795	796	797	798	799	800	801	802	803	804	805	806	807	808	809	810	811	812	813	814	815	816	817	818	819	820	821	822	823	824	825	826	827	828	829	830	831	832	833	834	835	836	837	838	839	840	841	842	843	844	845	846	847	848	849	850	851	852	853	854	855	856	857	858	859	860	861	862	863	864	865	866	867	868	869	870	871	872	873	874	875	876	877	878	879	880	881	882	883	884	885	886	887	888	889	890	891	892	893	894	895	896	897	898	899	900	901	902	903	904	905	906	907	908	909	910	911	912	913	914	915	916	917	918	919	920	921	922	923	924	925	926	927	928	929	930	931	932	933	934	935	936	937	938	939	940	941	942	943	944	945	946	947	948	949	950	951	952	953	954	955	956	957	958	959	960	961	962	963	964	965	966	967	968	969	970	971	972	973	974	975	976	977	978	979	980	981	982	983	984	985	986	987	988	989	990	991	992	993	994	995	996	997	998	999	1000

- Added 4 new PCIe 3.0 lanes versus KBL-H platform.
- GbE LAN removed from lane 10 and SATA P0/P1 option moved from lanes 15/16 to 19/20 to better balance PHY clocking.







Compal Electronics Inc

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


FOR Jefferson Peak RESET pin is glitch free, it is recommended that a pull-down resistor of 75K ohm on GPP_D5(CNV_RF_RESET#)











Near PCH side
From ESD Team Request



Connect CPU & PCH









Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				Deciphered Date				Title			
2017/07/24				2018/08/24				PCH(5/8)PMU/HDA/SMBUS			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size				Document Number			
				Custom				FPC54 LA-H482P			
				Date				Friday, September 28, 2018			
				Sheet				18 of 100			



SCI capability is available on all GPIOs
PCH GPIOs that can be routed to generate SMI# or NMI:
• GPP_B14, GPP_B20, GPP_B23
• GPP_C123:221
• GPP_D14:0
• GPP_E16:0
• GPP_I13:0
• GPP_G17:0 (support SMI# only).

The voltage of all GPIO pads in each GPP group is determined by the voltage supplied to the group (either 3.3V or 1.8V), except for GPP_I and GPP_G group, (which are 3.3V only), and GPP_J group (which is 1.8V only).




All GPIOs have programmable internal pull-up/pull-down resistors which are off by default.
The internal pull-up/pull-down for each GPIO can be enabled by BIOS programming.




VRAM type	SOC_GPIOB21
6GB	0
3GB	1

For Debug Port80/RMT/MMA

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Custom
				Document Number
				PFC54 LA-H482P
				Rev
				v0.1
				Date
				Friday, September 28, 2018
				Sheet
				19 of 100



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2017/07/24		Deciphered Date		2018/08/24		Title	
										PCH(8/8)GND/RSVD	
										Size	
										Document Number	
										FPC54 LA-H482P	
										Date	
										Friday, September 28, 2018	
										Sheet	
										21	
										of	
										100	
										Rev	
										v0.1	



PGM-08866-001_v04

Table 13. Power Monitoring with OnSemi OVR-M

GPU	Component Values				
	R954	R924	R977	R923	R950
N18E-G3, N18E-G3 MAX-Q	6.49 kΩ	6.49 kΩ	169 Ω	169 Ω	243 kΩ
N18E-G2, N18E-G2 MAX-Q	6.49 kΩ	6.49 kΩ	191 Ω	191 Ω	243 kΩ
N18E-G1, N18E-G1 MAX-Q	6.49 kΩ	6.49 kΩ	287 Ω	287 Ω	243 kΩ
N18E-G0, N18E-G0 MAX-Q	6.49 kΩ	6.49 kΩ	287 Ω	287 Ω	243 kΩ

SD034649180, S RES 1/16W 6.49K ±1% 0402
SD000004200, S RES 1/16W 243K ±1% 0402
SD034287080, S RES 1/16W 287 ±1% 0402
SD034191080, S RES 1/16W 191 ±1% 0402
SD034169080, S RES 1/16W 169 ±1% 0402
SD034750280, S RES 1/16W 75K ±1% 0402

N18E-G3@
R977
169 ±1% 0402
SD034169080

N18E-G2@
R977
191 ±1% 0402
SD034191080

N18E-G1, G1@
R977
287 ±1% 0402
SD034287080

N18E-G3@
R923
169 ±1% 0402
SD034169080

N18E-G2@
R923
191 ±1% 0402
SD034191080

N18E-G1, G1@
R923
287 ±1% 0402
SD034287080

PGM-08866-001_v05

Table 13. Power Monitoring with OnSemi OVR-M

GPU TGP	Component Values					
	R954, 924	R977, R923	R950	R953, R952	C841, C836	
150W+	649 Ω	169 Ω	243 kΩ	75 kΩ	1.0 nF	
115W to 130W	649 Ω	191 Ω	243 kΩ	75 kΩ	1.0 nF	
100W to 110W	649 Ω	221 Ω	243 kΩ	75 kΩ	1.0 nF	
75W to 90W	649 Ω	287 Ω	243 kΩ	75 kΩ	1.0 nF	
70W or lower	649 Ω	475 Ω	243 kΩ	75 kΩ	1.0 nF	

80W
R977
287 ±1% 0402
SD034287080

80W
R923
287 ±1% 0402
SD034287080

115W@
R977
191 ±1% 0402
SD034191080

115W@
R923
191 ±1% 0402
SD034191080

150W@
R977
169 ±1% 0402
SD034169080

150W@
R923
169 ±1% 0402
SD034169080


CHANNEL-A

REVERSE TYPE

(4 mm)

Interleaved Memory

TOP: JDIMM1 CONN Non-ECC DIMM





SPD ADDRESS FOR CHANNEL A :
WRITE ADDRESS: 0XA0
READ ADDRESS: 0XA1
SA0 = 0; SA1 = 0; SA2 = 0.
DDR4 POR OPERATING SPEED: 1867 MT/S
STRETCH GOAL IS 2133 MT/S


Layout Note:
Place near JDIMM1.257,259

Layout Note:
Place near JDIMM1.258





PLACE NEAR TO PIN





Layout Note:
PLACE THE CAP near JDIMM1. 164



Layout Note:
Place near JDIMM1




<7> DDR_M0_D[0..15]
<7> DDR_M0_D[16..31]
<7> DDR_M0_D[32..47]
<7> DDR_M0_D[48..63]




For ECC DIMM

+1.2V_VDDQ





PLACE NEAR TO SODIMM

+1.2V_VDDQ



DIMM Side

CPU Side



VREF traces should be at least 20 mils wide with 20 mils spacing to other signals

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	
				DDRIV_CHA: DIMM0	
				Size	Document Number
				FPC54 LA-H482P	
				Date	Friday, September 28, 2018
				Sheet	23 of 100
				Rev	v0.1


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF ROAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

CHANNEL-B

17.3"=>Reverse TYPE (8 mm)

Interleaved Memory

TOP: JDIMM2 CONN Non-ECC DIMM





PLACE ALL THE BELOW RESISTORS CLOSE TO SODIMM


SPD ADDRESS FOR CHANNEL B :
WRITE ADDRESS: 0XA4
READ ADDRESS: 0XA3
SA0 = 0; SA1 = 1; SA2 = 0.
DDR4 POR OPERATING SPEED: 1867 MT/S
STRETCH GOAL IS 2133 MT/S

Layout Note:
Place near JDIMM2.257,259



Layout Note:
Place near JDIMM2.258



Layout Note:
PLACE THE CAP WITHIN 200 MILS
FROM THE JDIMM2




Layout Note:
Place near JDIMM2



PLACE NEAR TO PIN




For ECC DIMM




VREF traces should be at least 20 mils wide with 20 mils spacing to other signals


Security Classification			Compal Secret Data			Compal Electronics, Inc.		
Issued Date			2017/07/24			Title		
			Deciphered Date			DDRIV_CHB: DIMM0		
			2018/08/24			Document Number		
						FPC72 LA-H492P		
						Rev		
						v0.1		
						Date		
						Friday, September 28, 2018		
						Sheet		
						24 of 100		



NEAR GPU Under GPU



NEAR GPU




















Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/11/23	Deciphered Date	2017/12/31	Title N18E-G3(3/8) eDP,HDMI	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number EH78F M/B LA-G161PR01
					Rev 0.1
Date:		Friday, September 28, 2018		Sheet	27 of 100

FP FUSE_GPU


<25> FP_FUSE_GPU

+1.8VSDGPU_AON

Under GPU



Security Classification	Compal Secret Data		Title	
Issued Date	2017/11/23	Deciphered Date	2017/12/31	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER DIVISION OR TO ANY OTHER PERSON WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Rev		
	EH78F M/B LA-G161P901	0.1		
Date	Friday, September 28, 2018	Sheet	30	of 100




Note: GPU Discrete or Hybrid impact Strap3~Strap5 deisgn



Strap Pins (see Note)			RAMCFG Setting Number
STRAP1	STRAP1	STRAP0	(see Memory RVL for memory config corresponding to these numbers)
L	L	L	0 (0x0000)
L	L	H	1 (0x0001)
L	H	L	2 (0x0002)
L	H	H	3 (0x0003)
H	L	L	4 (0x0004)
H	L	H	5 (0x0005)
H	H	L	6 (0x0006)
H	H	H	7 (0x0007)
L	L	M	8 (0x0008)
L	M	L	9 (0x0009)
L	M	H	10 (0x000A)
L	H	M	11 (0x000B)
M	L	L	12 (0x000C)
M	L	H	13 (0x000D)
M	M	L	14 (0x000E)
M	M	H	15 (0x000F)
M	L	M	16 (0x0010)
M	M	M	17 (0x0011)
M	M	L	18 (0x0012)
M	M	M	19 (0x0013)
M	M	M	20 (0x0014)
M	L	M	21 (0x0015)
M	M	L	22 (0x0016)
M	M	H	23 (0x0017)
M	M	M	24 (0x0018)
M	M	M	25 (0x0019)
M	M	M	26 (0x001A)


Security Classification	Compal Secret Data		Title	
Issued Date	2017/11/23	Deciphered Date	2017/12/31	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR ON BEHALF OF ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			N18E-G3/7/8) Strap Rom EH78F M/B LA-G16P1R0	
Date: Friday September 26, 2018 13:48:31			Size: Document Number: 31 of 100 Rev: 0.1	

Pull down NVHS_DVDD, NVHS_CVDD, NVHS_HVDD, NVHS_PLL_HVDD rails to GND with 10K Resistor



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/11/23	Deciphered Date	2017/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				N18E-G3(8/8) NVLINK	
Size		Document Number		Rev	
Date		Friday, September 28, 2018		Sheet 32 of 100	
EH78F M/B LA-G161PR01		0.1			

MF=1



MF=







Note:

1. GPU debug pins; not connected to DRAM.
2. Bytes 0,1 correspond to DRAM Channel A; Bytes 2,3 correspond to DRAM Channel B.
3. Bytes 4,5 correspond to DRAM Channel A; Bytes 6,7 correspond to DRAM Channel B.



Note:

1. GPU debug pins; not connected to DRAM.
2. Bytes 0,1 correspond to DRAM Channel A; Bytes 2,3 correspond to DRAM Channel B.
3. Bytes 4,5 correspond to DRAM Channel A; Bytes 6,7 correspond to DRAM Channel B.

4_B#2



3 B#1



GB46-256	GPU FB8 Channel 0 (Data Bits [1:31-0]) (Bytes 1.3,2,3)	GB46-256	GPU FB8 Channel 1 (Data Bits [31:32-0]) (Bytes 4,5,6,7) (Bytes 4,5,6,7)
FB_C0D0	Bytes 0: 1, CA8 Bytes 2: 1, CA8	FB_C0D7	Bytes 4: 5, CA8 Bytes 6: 7, CA8
FB_C0D1	Bytes 0: 1, CA8 Bytes 2: 2, CA7	FB_C0D7	Bytes 4: 5, CA8 Bytes 6: 7, CA8
FB_C0D2	Bytes 0: 2, CA7 Bytes 2: 1, CA8	FB_C0D8	Bytes 4: 7, CA7 Bytes 6: 7, CA8
FB_C0D3	Bytes 0: 1, CA8 Bytes 2: 2, CA7	FB_C0D9	Bytes 4: 7, CA7 Bytes 6: 7, CA8
FB_C0D4	Bytes 0: 2, CA7 Bytes 2: 1, CA8	FB_C0D0	Bytes 4: 5, CA2 Bytes 6: 7, CA8
FB_C0D5	Bytes 0: 1, CA8 Bytes 2: 2, CA7	FB_C0D1	Bytes 4: 5, CA2 Bytes 6: 7, CA8
FB_C0D6	Bytes 0: 2, CA7 Bytes 2: 1, CA8	FB_C0D2	Bytes 4: 5, CA8 Bytes 6: 7, CA8
GB46-256	GPU FB8 Channel 0 (Data Bits [1:31-0]) (Bytes 1.3,2,3)	GB46-256	GPU FB8 Channel 1 (Data Bits [31:32-0]) (Bytes 4,5,6,7) (Bytes 4,5,6,7)
FB_C0D7	Bytes 0: 1, CA8 Bytes 2: 2, CA7	FB_C0D3	Bytes 4: 5, CA8 Bytes 6: 7, CA8
FB_C0D8	Bytes 0: 1, CA8 Bytes 2: 2, CA7	FB_C0D4	Bytes 4: 5, CA8 Bytes 6: 7, CA8
FB_C0D9	Bytes 0: 1, CA8 Bytes 2: 2, CA7	FB_C0D5	Bytes 4: 5, CA8 Bytes 6: 7, CA8
FB_C0D10	Bytes 0: 1, C0F Bytes 2: 2, C0F	FB_C0D6	Bytes 4: 7, C0F Bytes 6: 7, C0F
FB_C0D11	Bytes 0: 1, C0F Bytes 2: 2, CA8	FB_C0D7	Bytes 4: 5, CA8 Bytes 6: 7, CA8
FB_C0D12	Bytes 0: 1, CA8 Bytes 2: 2, CA8	FB_C0D8	Bytes 4: 5, CA8 Bytes 6: 7, CA8
FB_C0D13	Bytes 0: 1, CA8 Bytes 2: 2, CA8	FB_C0D9	Bytes 4: 5, CA8 Bytes 6: 7, CA8
GB46-256	GPU FB8 Channel 0 (Data Bits [1:31-0]) (Bytes 1.3,2,3)	GB46-256	GPU FB8 Channel 1 (Data Bits [31:32-0]) (Bytes 4,5,6,7) (Bytes 4,5,6,7)
FB_C0D14	Bytes 0: 1, CA8 Bytes 2: 2, CA7	FB_C0D0	Bytes 4: 5, CA8 Bytes 6: 7, CA8
FB_C0D15	Bytes 0: 1, CA8 Bytes 2: 2, CA8	FB_C0D1	Bytes 4: 5, CA8 Bytes 6: 7, CA8
FB_C0D16	Bytes 0: 1, CA8 Bytes 2: 2, CA8	FB_C0D2	Bytes 4: 5, CA8 Bytes 6: 7, CA8
GB46-256	GPU FB8 Channel 0 B.1	GB46-256	DEBU0 ¹
FB_C0D14		DEBU0 ¹	

Note:
1. GPU debug pins, not connected to DRAM.
2. Bytes 5 correspond to DRAM Channel A; Bytes 7 correspond to DRAM Channel B.
3. Bytes 4,5 correspond to DRAM Channel A; Bytes 6,7 correspond to DRAM Channel B.

Note:

1. GPU debug pins; not connected to DRAM.
2. Bytes 0,1 correspond to DRAM Channel A; Bytes 2,3 correspond to DRAM Channel B.
3. Bytes 4,5 correspond to DRAM Channel A; Bytes 6,7 correspond to DRAM Channel B.


Security Classification	Compel Secret Data		Compel Electronics, Inc.	
Issued Date	2017/11/23	Deciphered Date	2017/11/23/1	Title
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPEL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPEL ELECTRONICS, INC. ANY UNAUTHORIZED REPRODUCTION OR DISCLOSURE TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPEL ELECTRONICS, INC.			Size	NISE-GDDR6 B
			Doc Number	EH78F M/B LA-G161PR01

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


— 115 —

No Reserved NV Sequence IC: SILEGO GreenPAK
SA0000B9H00, S IC SLG4U41989VTR STQFN 20P LOGIC SOC

+3VS/+3VSDGPU



+1.8VALW to +1.8VSDGPU_AON & +1.8VSDGPU_MAIN




1.8VSDGPU_EN_FGC6

For Power down sequence


+3VSD_GPU discharge if need

3VSDGPU_EN_GC6



follow PWR Net Name


+1.8V/+3.3V level



+1.8V/+3.3V level


DG-08780-001_v02

Figure 5.5 Example of Power Sequencing (GPU rails shown)




DG-08780-001_v02


Figure 5.6 Power-Up Sequence




DG-08780-001_v02

Figure 5.7 Power-Down Sequence





For support 17.3" 240Hz Panel




from GPU(1P#D)


<27>	GPU_EDP_AUXP	CV7	1	2	1U_0402_16V7K	EDP_AUXP_C
<27>	GPU_EDP_AUXN	CV8	1	2	1U_0402_16V7K	EDP_AUXN_C
<27>	GPU_EDP_TXP0	CV9	1	2	1U_0402_16V7K	EDP_TXP0_C
<27>	GPU_EDP_TXN0	CV10	1	2	1U_0402_16V7K	EDP_TXN0_C
<27>	GPU_EDP_TXP1	CV11	1	2	1U_0402_16V7K	EDP_TXP1_C
<27>	GPU_EDP_TXN1	CV12	1	2	1U_0402_16V7K	EDP_TXN1_C
<27>	GPU_EDP_TXP2	CV13	1	2	1U_0402_16V7K	EDP_TXP2_C
<27>	GPU_EDP_TXN2	CV14	1	2	1U_0402_16V7K	EDP_TXN2_C
<27>	GPU_EDP_TXP3	CV15	1	2	1U_0402_16V7K	EDP_TXP3_C
<27>	GPU_EDP_TXN3	CV16	1	2	1U_0402_16V7K	EDP_TXN3_C

Camera

PIR4.9













eDP







Security Classification	Compal Secret Data	Deciphered Date	2018/08/24	Title	LVDS Connector
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LA-F842P	Rev v0.1
Date: Friday, September 28, 2018				Sheet 38 of 100	

0 = GPIO mode (I2C disabled)





I2C Programming or pin strap programming select.
I2C is only disable when this pin is 0
0 : Pin Strap(I2C disable)(Default)
R : TI test mode(I2C enable at 3.3V)
F : I2C enabled at 1.8V
1 : I2C enabled at 3.3V



Copy from "EH78F_LA-G161P01_0810_P.41"



DP++ and isolated circuit




0921 change source to +3VALW, CTRL to SUSP#



Security Classification		Compal Secret Data		Title	
Issued Date	2017/11/23	Deciphered Date	2018/08/01	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				mDP redriver(TUSB546)	
Size	Document Number	FPC54 LA-H482P		Rev	
Date	Friday, September 28, 2018	Sheet		39 of 100	

TBD: Empty Page



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Custom	v0.1
				Date	Friday, September 28, 2018
				Sheet	41 of 100









0 = GPIO mode (I2C disabled)



Copy from "EH78F_LA-G161PR01_0810_P.42"



to TR sink port#1



Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2017/11/23		Deciphered Date		2017/12/31		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						TBT DP redriver					
						Size		Document Number		Rev	
						Custom		FPC54 LA-H482P		v0.1	
						Date:		Friday, September 28, 2018		Sheet 42 of 100	

TBD: Empty Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Custom FPC54 LA-H482P	v0.1
				Date: Friday, September 28, 2018	Sheet 43 of 100

TBD: Empty Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Custom	v0.1
				Date	Friday, September 28, 2018
				Sheet	44 of 100

TBD: Empty Page


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Custom	v0.1
				Date	Friday, September 28, 2018
				Sheet	45 of 100

TBD: Empty Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Custom	v0.1
				Date	Friday, September 28, 2018
				Sheet	46 of 100

TBD: Empty Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Custom FPC54 LA-H482P	v0.1
				Date: Friday, September 28, 2018	Sheet 47 of 100



Share Same GND plane

Security Classification		Compal Secret Data		Compal Electronics, Inc. P05-Thunderbolt Titanrid (2/2)	
Issued Date	2017/06/26	Deciphered Date	2018/06/26	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THE INFORMATION ON THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPANY DIVISION CLERK OR DISSEMINATED EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	Rev
					v0.1
Date: Friday, September 28, 2018				Sheet	49 of 100




Figure 37. iC Address Divider

Table 10 lists the external divider needed to set bits [3:1] of the iC Unique Address.

Table 10. iC Address Selection

DIV = R2/(R1+R2) ⁽¹⁾		iC Unique Address [3:1]	
DIV_min	DIV_max	I2C_ADDR_DECODE_C1	I2C_ADDR_DECODE_C2
0.00	0.18	000b	100b
0.20	0.38	001b	101b
0.40	0.58	010b	110b
0.60	1.00	011b	111b

(1) External resistor tolerance of 1% is required. Resistor values should be chosen to yield a DIV value centered nominally between listed MIN and MAX values.

Figure 20-11.USB Type-C Receptacle Pin Map - USB 3.1




Figure 20-19.USB 3.1 and DP x 2 USB Type-C Connector Mapping (Right Side Up)




Figure 20-20.USB 3.1 and DP x 2 USB Type-C Connector Mapping (Up Side Down)







Figure 20-22.USB and DP x 4 USB Type-C Connector Mapping (Right Side Up)



Figure 20-23.USB and DP x 4 USB Type-C Connector Mapping (Up Side Down)







TBD: Empty Page











Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Custom	v0.1
				Date	Friday, September 28, 2018
				Sheet	53 of 100


TBD: Empty Page


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Custom	v0.1
				Date	Friday, September 28, 2018
				Sheet	54 of 100

TBD: Empty Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Custom	v0.1
				Date	Friday, September 28, 2018
				Sheet	55 of 100







EC Board ID (DIS, phase) control table

2018 PPAV	CFL-H			
RK4	DB	SI	PV	MV
N17P-G0	12K	15K	20K	27K
N17E-G1	33K	43K	56K	75K
R17M-G1-70	100K	130K	160K	200K

2019 PPAV

RK4	CFL-H			
	DB	SI	PV	MV
N17P-G0	12K	15K	20K	27K
N18P-G0/G1	33K	43K	56K	75K
N18E-G1	100K	130K	160K	200K
R19M-G50-70	240K	270K	330K	430K

2019 OMEN

RK4	CFL-H			
	DB	SI	PV	MV
N17P-G0	12K <small>max1</small>	15K <small>max2</small>	20K <small>max3</small>	27K <small>max4</small>
N18P-G0/G1	33K <small>max1</small>	43K <small>max2</small>	56K <small>max3</small>	75K <small>max4</small>
N18E-G1/G2/G3	100K <small>max1</small>	130K <small>max2</small>	160K <small>max3</small>	200K <small>max4</small>

Security Classification

2017/07/24

Deciphered Date

2018/08/24

Compal Secret Data

EC ENE-KB9022

Size Custom

Document Number

FPC54 LA-H482P

Date: Friday, September 28, 2018

Sheet 58 of 100


Rev v0.1



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	Extend I/O
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Custom	v0.1
				Date: Friday, September 28, 2018	Sheet 59 of 100



TBD: Empty Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Custom	v0.1
				Date	Friday, September 28, 2018
				Sheet	60 of 100







Follow Gomora 4zone FPC pin define



TP Connector



Pin Assignment and Description				
Pin#	Signal	I/O	Description	
1	VDD_3.3V	Power	3.3V +/-5% Power ripple: 100 mVpp max. Power sequence: See section 4.6.	
2	PS2_DATA	I/O	PS2 data	
3	PS2_CLK	I/O	PS2 clock	
4	GND	GND	Ground	
5	SMB_CLK	I/O	SMBus clock $I_{source} \text{ or } I_{sink}: 8 \text{ mA max.}$	
6	SMB_DATA	I/O	SMBus data. $I_{source} \text{ or } I_{sink}: 8 \text{ mA max.}$	
7	/INT (/ATTN)	O	For SMBus application, low active, indicates touchpad likes to send data to system (host) if go low.	
8	LID_CLOSE (TP Disable/Enable)	I	Enable or disable touchpad, low active Low: Disable TP High: Enable TP	




TBD: Empty Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Custom FPC54 LA-H482P	v0.1
				Date: Friday, September 28, 2018	Sheet 64 of 100

TBD: Empty Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Custom	v0.1
				Date	Friday, September 28, 2018
				Sheet	65 of 100

TPM2.0



ACCELEROMETER ST Micro HP2DC






Table 12. SAD+Read/Write patterns




Command	SAD[6:1]	SAD[0] = SA0	R/W	SAD+R/W
Read	010100	0	1	01010001 (51h)
Write	010100	0	0	01010000 (50h)
Read	010100	1	1	01010011 (53h)
Write	010100	1	0	01010010 (52h)

CPU THERMAL SENSOR



Security Classification	Compal Secret Data		Title	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				TPM&Thermal&G-sensor
Document Number	FPC54 LA-H482P	Rev	v0.1	
Date:	Friday, September 28, 2018	Sheet	66	of 100

M.2 SSD:1




39	GND	PCIE_MVMe_D090000N0U80_MZVLW1THMLH-000H1_F73H1Q_0FH	40	GND	Return Current Path	40
41	PETn0	PCIE TX	42	NIC	Transmitter Differential Signal Pair	42
43	PETn1	PCIE TX	44	NIC	Transmitter Differential Signal Pair	44
45	GND	Return current path	46	NIC	Receiver Differential Signal Pair	46
47	PERn0	PCIE Rx	48	NIC	Receiver Differential Signal Pair	48
49	PERn1	PCIE Rx	50	PERST#	Receiver Differential Signal Pair	50
51	GND	Return current path	52	CLKREQ#	Return Current Path	52

36.3.2.4 AC Capacitor General Guidelines for M.2 SSD Storage Routing on SATA / PCI Express* Multiplexed Ports

The following table summarizes the AC capacitor requirements on the motherboard when using the SATA/PCIe* multiplexed ports.

Note: When SATA and PCIe* are muxed, always route according to SATA design guidelines. SATA does not support signal polarity reversal and does not support lane reversal.


2.5" SATA HDD



M.2 SSD:2

Only support PCIe & Optane

+3V_PCH_PRIM <14,15,16,17,18,19,20,67,78,87>
+3VS <10,15,16,17,18,19,22,23,24,25,37,38,40,42,48,49,51,56,57,58,66,67,71,77,78,88,92,94,95>



36.3.2.4 AC Capacitor General Guidelines for M.2 SSD Storage Routing on SATA / PCI Express* Multiplexed Ports


The following table summarizes the AC capacitor requirements on the motherboard when using the SATA/PCIe* multiplexed ports.

Note: When SATA and PCIe* are muxed, always route according to SATA design guidelines. SATA does not support signal polarity reversal and does not support lane reversal.

39	GND	Return Current Path	40	GND	Return Current Path
41	TXP	Transmitter Differential Signal Pair	42	TXN	Transmitter Differential Signal Pair
43	TXP	Transmitter Differential Signal Pair	44	TXN	Transmitter Differential Signal Pair
45	GND	Return Current Path	46	GND	Return Current Path
47	RXP	Receiver Differential Signal Pair	48	RXP	Receiver Differential Signal Pair
49	RXP	Receiver Differential Signal Pair	50	RXP	Receiver Differential Signal Pair
51	GND	Return Current Path	52	GND	Return Current Path

39	GND	PCleM/Mo_D09000NU90_MZVLW1T0HMLH-000H1 F73H1Q 0FH	42	N/C	
41	PETn0	PCle TX	44	N/C	
43	PETn0	PCle TX	46	N/C	
45	GND	Return current path	48	N/C	
47	PERn0	PCle Rx	50	PERST#	
49	PERn0	PCle Rx	52	CLKREQ#	
51	GND	Return current path			

HSIO Lane Assignments – Cannon Lake PCH-H



- Added 4 new PCIe 3.0 lanes versus KBL-H platform.
- GbE LAN removed from lane 10 and SATA P0/P1 option moved from lanes 15/16 to 19/20 to better balance PHY clocking.



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/09/07	Deciphered Date	2020/09/07	Title	M.2 SSD/HDD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	FPC54 LA-H482P
				Rev	v0.1
				Date:	Friday, September 28, 2018
				Sheet	68 of 100

TBD: Empty Page


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Custom	v0.1
				Date	Friday, September 28, 2018
				Sheet	69 of 100

TBD: Empty Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Custom	v0.1
				Date	Friday, September 28, 2018
				Sheet	70 of 100



2014-10-20: Change USB_IN_STATUS# PU to +3VL (same power level as EC)





2014-10-13: Change Correct Power Net Name B+ => +19VB
2014-10-21: Change from single load switch back to MOS. Load Switch have body diode will leakage from out to in.

2014-10-20: Change USB_IN_STATUS# PU to +3VL (same power level as EC)
Pixar PV# 2013.01.07 Change +VL to B+ to prevent leakage

To IO Board



Copy from Cocoa LS-C492PR10



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	USB Charger
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	FPC54 LA-H482P
				Date	Friday, September 28, 2018
				Sheet	71 of 100

TBD: Empty Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Custom	v0.1
				Date	Friday, September 28, 2018
				Sheet	72 of 100



Security Classification		Compal Secret Data		Compal Electronics, Inc.						
Issued Date		2017/08/24	Deciphered Date	2018/08/24	Title	USB 3.0/2.0 conn				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Part	Document Number	Rev			
					Custom	FPC54 LA-H482P	v0.1			
					Date:	Friday, September 28, 2018	Sheet	73	of	100

TBD: Empty Page



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Custom	v0.1
				Date	Friday, September 28, 2018
				Sheet	74 of 100

TBD: Empty Page


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Custom	v0.1
				Date	Friday, September 28, 2018
				Sheet	75 of 100

TBD: Empty Page


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Custom	v0.1
				Date	Friday, September 28, 2018
				Sheet	76 of 100




FAN1 conn




FAN2 conn



Screw Hole






CPU/GPU bracket



Fiducial Mark



Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		Customer	
2017/07/24		2018/08/24		FPC54 LA-H482P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Date		Rev	
Friday, September 28, 2018		77		v0.1	





TBD: Empty Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Custom	v0.1
				Date	Friday, September 28, 2018
				Sheet	79 of 100


TBD: Empty Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Custom	v0.1
				Date	Friday, September 28, 2018
				Sheet	80 of 100








Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/12/1	Deciphered Date	2020/08/24	Title	DC Conn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev	0.1
				Date:	Friday, September 28, 2018
				Sheet	82 of 100



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/12/1	Deciphered Date	2020/08/24	Title	BATT Conn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev	0.1
				Date:	Friday, September 28, 2018
				Sheet	83 of 100










VCCORE
H82 ICCMAX:140A
H82 OCP:168A
H62 ICCMAX:128A
H62 OCP:168A
H42 ICCMAX:86A
H42 OCP:103A
LL:1.8mohm
FSW:600kHz

VCCGT
ICCMAX:32A
OCP:48A
LL:2.7mohm
FSW:600kHz


VCCSA
ICCMAX:11.1A
OCP:17.6A
LL:10.3mohm
FSW:600kHz












Security Classification		Compal Secret Data		Title	
Issued Date	2018/12/1	Deciphered Date	2020/08/24	Size	Document Number
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date	Friday, September 28, 2018
				Sheet	89 of 100




Security Classification		Compal Secret Data													
Issued Date		2018/12/1		Deciphered Date		2020/08/24		Title							
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								VCCIO							
										Size		Document Number		Rev	
										Custom				0.1	
Date:								Friday, September 28, 2018		Sheet 91 of 100					








Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/12/1	Deciphered Date	2020/08/24	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.35VRAM	
Size	Document Number	Rev		0.1	
Date	Friday, September 28, 2018	Sheet	94	of 100	



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2018/12/1	Deciphered Date		2020/08/24
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	
				+12VS	
Size		Document Number		Rev	
Custom				0.1	
Date		Friday, September 28, 2018		Sheet 97 of 100	



Security Classification		Compal Secret Data		Title	
Issued Date	2018/12/1	Deciphered Date	2020/08/24	INVPWR B++	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Rev 0.1
				Date: Friday, September 28, 2018	Sheet 98 of 100

5	4	3	2	1		
D				D		
C				C		
B				B		
A				A		
5	4	3	2	1		
Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2018/12/1	Deciphered Date	2020/08/24	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR		
				Size	Document Number	Rev
				B		0.1
Date:		Friday, September 28, 2018	Sheet	99 of 100		

5	4	3	2	1																														
D				D																														
C				C																														
B				B																														
A				A																														
<table><tr><td colspan="2">Security Classification</td><td colspan="2">Compal Secret Data</td><td>Compal Electronics, Inc.</td></tr><tr><td>Issued Date</td><td>2018/12/1</td><td>Deciphered Date</td><td>2020/08/24</td><td>Title</td></tr><tr><td colspan="4">THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</td><td>Reserve for PWR</td></tr><tr><td>Size</td><td colspan="3">Document Number</td><td>Rev</td></tr><tr><td>B</td><td colspan="3"></td><td>0.1</td></tr><tr><td>Date:</td><td>Friday, September 28, 2018</td><td>Sheet</td><td>100 of 100</td><td></td></tr></table>					Security Classification		Compal Secret Data		Compal Electronics, Inc.	Issued Date	2018/12/1	Deciphered Date	2020/08/24	Title	THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Reserve for PWR	Size	Document Number			Rev	B				0.1	Date:	Friday, September 28, 2018	Sheet	100 of 100	
Security Classification		Compal Secret Data		Compal Electronics, Inc.																														
Issued Date	2018/12/1	Deciphered Date	2020/08/24	Title																														
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Reserve for PWR																														
Size	Document Number			Rev																														
B				0.1																														
Date:	Friday, September 28, 2018	Sheet	100 of 100																															
5	4	3	2	1																														